View MAX1492_567221.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

19-2959; Rev 1; 11/03
KIT ATION EVALU ABLE AVAIL
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
General Description Features
o High Resolution MAX1494: 4.5 Digits (19,999 Count) MAX1492: 3.5 Digits (1999 Count) o Sigma-Delta ADC Architecture No Integrating Capacitors Required No Autozeroing Capacitors Required >100dB of Simultaneous 50Hz and 60Hz Rejection o Operate from a Single 2.7V or 5.25V Supply o Selectable Input Range of 200mV or 2V o Selectable Voltage Reference: Internal 2.048V or External o Internal High-Accuracy Oscillator Needs No External Components o Automatic Offset Calibration o Low Power Maximum 960A Operating Current Maximum 400A Shutdown Current o Small 32-Pin 7mm x 7mm TQFP Package (4.5 Digits), 28-Pin SSOP Package (3.5 Digits) o Triplexed LCD Driver o SPI-/QSPI-/MICROWIRE-Compatible Serial Interface o Evaluation Kit Available (Order MAX1494EVKIT)
MAX1492/MAX1494
The MAX1492/MAX1494 low-power, 3.5- and 4.5-digit, analog-to-digital converters (ADCs) with integrated liquid crystal display (LCD) drivers operate from a single 2.7V to 5.25V power supply. They include an internal reference, a high-accuracy on-chip oscillator, and a triplexed LCD driver. An internal charge pump generates the negative supply needed to power the integrated input buffer for single-supply operation. The ADC is configurable for either a 2V or 200mV input range and outputs its conversion results to an LCD and/or to a microcontroller (C). C communication is facilitated through an SPITM-/QSPITM-/MICROWIRETM-compatible serial interface. The MAX1492 is a 3.5-digit (1999 count) device, and the MAX1494 is a 4.5-digit (19,999 count) device. The MAX1492/MAX1494 do not require external-precision integrating capacitors, autozero capacitors, crystal oscillators, charge pumps, or other circuitry required with dual-slope ADCs (commonly used in panel meter circuits). These devices also feature on-chip buffers for the differential signal and reference inputs, allowing direct interface with high-impedance signal sources. In addition, they use continuous internal-offset calibration and offer >100dB simultaneous rejection of 50Hz and 60Hz line noise. Other features include data hold and peak hold, overrange and underrange detection, and a lowbattery monitor. The MAX1494 comes in a 32-pin, 7mm x 7mm TQFP package, and the MAX1492 comes in 28-pin SSOP and 28-pin PDIP packages. All devices in this family operate over the 0C to +70C commercial temperature range.
Applications
Digital Panel Meters Hand-Held Meters Digital Voltmeters Digital Multimeters
PART MAX1492CAI* MAX1492CNI MAX1494CCJ
Ordering Information
TEMP RANGE 0C to +70C 0C to +70C 0C to +70C PINPACKAGE 28 SSOP 28 PDIP 32 TQFP RESOLUTION (DIGITS) 3.5 3.5 4.5
*Future product--contact factory for availability.
Pin Configurations appear at end of data sheet. SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. ________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
ABSOLUTE MAXIMUM RATINGS
AVDD to GND............................................................-0.3V to +6V DVDD to GND ...........................................................-0.3V to +6V AIN+, AIN- to GND................................VNEG to +(AVDD + 0.3V) REF+, REF- to GND...............................VNEG to +(AVDD + 0.3V) LOWBATT to GND ...................................-0.3V to (AVDD + 0.3V) CLK, EOC, CS, DIN, SCLK, DOUT to GND .....................................................-0.3V to (DVDD + 0.3V) SEG_ and BP_ to GND ............................-0.3V to (DVDD + 0.3V) VNEG to GND ...........................................-2.6V to (AVDD + 0.3V) VDISP to GND ...........................................-0.3V to (DVDD + 0.3V) Maximum Current into Any Pin ...........................................50mA Continuous Power Dissipation (TA = +70C) 28-Pin SSOP (derate 9.5mW/C above +70C) ...........762mW 28-Pin PDIP (derate 14.3mW/C above +70C)......1142.9mW 32-Pin TQFP (derate 20.7mW/C above +70C).....1652.9mW Operating Temperature Range...............................0C to +70C Junction Temperature ......................................................+150C Storage Temperature Range .............................-60C to +150C Lead Temperature (soldering, 10s) .................................+300C
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(AVDD = DVDD = +2.7V to +5.25V, GND = 0, VREF+ - VREF- = 2.048V (external reference). Internal clock mode, unless otherwise noted. All specifications are at TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25C, unless otherwise noted.)
PARAMETER DC ACCURACY Noise-Free Resolution Integral Nonlinearity (Note 1) Range Change Accuracy Rollover Error (See the Definitions Section) Output Noise Offset Error (Zero Input Reading) Gain Error Offset Drift (Zero-Reading Drift) Gain Drift INPUT CONVERSION RATE External Clock Frequency External-Clock Duty Cycle Conversion Rate Internal clock External clock, fCLK = 4.915MHz RANGE bit = 0, 2V RANGE bit = 1, 200mV -2.0 -0.2 -2.2 40 5 5 +2.0 +0.2 +2.2 4.915 60 MHz % Hz Offset VIN = 0 (Note 2) (Note 3) VIN = 0 (Note 4) -0 -0.5 0.1 1 INL MAX1494 MAX1492 2.000V range 200mV range (VAIN+ - VAIN- = 0.100V) on 200mV range / (VAIN+ - VAIN- = 0.100V) on 2.0V range VAIN+ - VAIN- = full scale, VAIN- - VAIN+ = full scale -19,999 -1999 1 1 10:1 1 10 0 +0.5 +19,999 +1999 Count Count Ratio Count VP-P Reading %FSR V/C ppm/C SYMBOL CONDITIONS MIN TYP MAX UNITS
ANALOG INPUTS (AIN+, AIN-, bypass to GND with 0.1F or greater capacitors) AIN Input-Voltage Range (Note 5) AIN Absolute Input Voltage to GND V V
2
_______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
ELECTRICAL CHARACTERISTICS (continued)
(AVDD = DVDD = +2.7V to +5.25V, GND = 0, VREF+ - VREF- = 2.048V (external reference). Internal clock mode, unless otherwise noted. All specifications are at TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25C, unless otherwise noted.)
PARAMETER Normal-Mode 50Hz and 60Hz Rejection (Simultaneously) Common-Mode 50Hz and 60Hz Rejection (Simultaneously) Common-Mode Rejection Input Leakage Current Input Capacitance Dynamic Input Current LOWBATT TripThreshold LOWBATT Leakage Current Hysteresis INTERNAL REFERENCE (INTREF BIT = 1, REF- = GND, bypass REF+ to GND with a 4.7F capacitor) REF Output Voltage REF Output Short-Circuit Current REF Output Temperature Coefficient Load Regulation Line Regulation Noise Voltage 0.1Hz to 10Hz 10Hz to 10kHz Differential (VREF+ - VREF-) -2.2 Internal clock mode, 50Hz and 60Hz 2% Normal-Mode 50Hz and 60Hz Rejection (Simultaneously) Common-Mode 50Hz and 60Hz Rejection (Simultaneously) Common-Mode Rejection Input Leakage Current Input Capacitance Dynamic Input Current (Note 6) -20 CMR CMR External clock mode, 50Hz and 60Hz 2%, fCLK = 4.915MHz For 50Hz and 60Hz 2%, RSOURCE < 10k At DC 100 120 150 100 10 10 +20 dB TCVREF AVDD = 5V ISOURCE = 0 to 300A, ISINK = 0 to 30A VREF AVDD = 5V, TA = +25C 2.007 2.048 1 40 6 50 25 400 2.048 +2.2 2.089 V mA ppm/C mV/A V/V VP-P (Note 6) -20 2.048 10 20 LOW-BATTERY VOLTAGE MONITOR (LOWBATT) V pA mV CMR CMR SYMBOL CONDITIONS Internal clock mode, 50Hz and 60Hz 2% External clock mode, 50Hz and 60Hz 2%, fCLK = 4.915MHz For 50Hz and 60Hz 2%, RSOURCE < 10k At DC MIN TYP 100 120 150 100 10 10 +20 dB MAX UNITS
MAX1492/MAX1494
dB dB nA pF nA
EXTERNAL REFERENCE (INTREF BIT = 0, bypass REF+ and REF- to GND with 0.1F or larger capacitors) REF Input Voltage Absolute REF Input Voltage to GND V V
dB dB nA pF nA
_______________________________________________________________________________________
3
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
ELECTRICAL CHARACTERISTICS (continued)
(AVDD = DVDD = +2.7V to +5.25V, GND = 0, VREF+ - VREF- = 2.048V (external reference). Internal clock mode, unless otherwise noted. All specifications are at TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25C, unless otherwise noted.)
PARAMETER CHARGE PUMP (CNEG = 0.1F) Output Voltage Input Current Input Low Voltage Input High Voltage Input Hysteresis DIGITAL OUTPUTS (DOUT, EOC) Output Low Voltage Output High Voltage Tri-State Leakage Current Tri-State Output Capacitance POWER SUPPLY AVDD Voltage DVDD Voltage Power-Supply Rejection AVDD Power-Supply Rejection DVDD AVDD Current (Notes 8, 9) AVDD DVDD PSRRA PSRRD IAVDD (Note 7) (Note 7) AVDD = 5V Standby DVDD = 5V DVDD Current (Notes 8, 9) LCD DRIVER MAX1492 RMS Segment On Voltage MAX1494 MAX1492 RMS Segment Off Voltage MAX1494 Display Voltage Setup Resistor Display Multiplex Rate LCD Data-Update Rate RDISP MAX1494 only 1.92 x DVDD 1.92 x (DVDD - VDISP) 1/3 x DVDD 1/3 x (DVDD - VDISP) 157.5 107 2.5 IDVDD DVDD = 3.3V Standby 2.70 2.70 80 100 580 240 260 130 10 660 380 320 180 20 A 5.25 5.25 V V dB dB A VOL VOH IL COUT ISINK = 1mA ISOURCE = 200A DOUT only DOUT only 0.8 x DVDD -10 15 +10 0.4 V V A pF VNEG IIN VINL VINH VHYST DVDD = 3.0V 0.7 x DVDD 200 VIN = 0 or DVDD -2.60 -10 -2.42 -2.30 +10 0.3 x DVDD V A V V mV DIGITAL INPUTS (SCLK, DIN, CS, CLK) SYMBOL CONDITIONS MIN TYP MAX UNITS
V
V
k Hz Hz
4
_______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
TIMING CHARACTERISTICS (Notes 10, 11 and Figure 13)
(AVDD = DVDD = 2.7V to +5.25V, GND = 0, TA = TMIN to TMAX, unless otherwise noted.)
PARAMETER SCLK Operating Frequency SCLK Pulse-Width High SCLK Pulse-Width Low DIN to SCLK Setup DIN to SCLK Hold CS Fall to SCLK Rise Setup SCLK Rise to CS Rise Hold SCLK Fall to DOUT Valid CS Rise to DOUT Disable CS Fall to DOUT Enable SYMBOL fSCLK tCH tCL tDS tDH tCSS tCSH tDO tTR tDV CLOAD = 50pF (Figures 18, 19) CLOAD = 50pF (Figures 18, 19) CLOAD = 50pF (Figures 18, 19) CONDITIONS MIN 0 100 100 50 0 50 0 120 120 120 TYP MAX 4.2 UNITS MHz ns ns ns ns ns ns ns ns ns
MAX1492/MAX1494
Integral nonlinearity is the deviation of the analog value at any code from its theoretical value after nulling the gain error and offset error. Note 2: Offset calibrated. See the OFFSET_CAL1 and OFFSET_CAL2 sections in the On-Chip Registers section. Note 3: Offset nulled. Note 4: Drift error is eliminated by recalibration at the new temperature. Note 5: The input voltage range for the analog inputs is given with respect to the voltage on the negative input of the differential pair. Note 6: VAIN+ or VAIN- = -2.2V to +2.2V. VREF+ or VREF- = -2.2V to +2.2V. All input structures are identical. Production tested on AIN+ and REF+ only. Note 7: Measured at DC by changing the power-supply voltage from 2.7V to 5.25V and measuring the effect on the conversion error with external reference. PSRR at 50Hz and 60Hz exceeds 120dB with filter notches at 50Hz and 60Hz (Figure 2). Note 8: CLK and SCLK are idle. Note 9: Power-supply currents are measured with all digital inputs at either GND or DVDD and with the device in internal clock mode. Note 10: All input signals are specified with tRISE = tFALL = 5ns (10% to 90% of DVDD) and are timed from a voltage level of 50% of DVDD, unless otherwise noted. Note 11: See the serial-interface timing diagrams. Note 1:
_______________________________________________________________________________________
5
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Typical Operating Characteristics
(AVDD = DVDD = 5V, GND = 0, external reference mode, REF+ = 2.048V, REF- = GND, RANGE bit = 1, internal clock mode, TA = +25C, unless otherwise noted.)
MAX1494 (200mV INPUT RANGE) INL vs. OUTPUT CODE
MAX1492/94 toc01
MAX1494 (2V INPUT RANGE) INL vs. OUTPUT CODE
MAX1492/94 toc02
NOISE DISTRIBUTION
MAX1492/94 toc03
1.0
1.0
25
0.5 INL (COUNTS)
0.5 INL (COUNTS)
PERCENTAGE OF UNITS (%)
20
15
0
0
10
-0.5
-0.5
5
-1.0 -20,000
-10,000
0 OUTPUT CODE
10,000
20,000
-1.0 -20,000
0 -10,000 0 OUTPUT CODE 10,000 20,000 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 NOISE (LSB)
SUPPLY CURRENT vs. SUPPLY VOLTAGE
MAX1492/94 toc04
MAX1494 OFFSET ERROR vs. SUPPLY VOLTAGE
MAX1492/94 toc05
MAX1494 OFFSET ERROR vs. TEMPERATURE
0.5 OFFSET ERROR (LSB) 0.4 0.3 0.2 0.1 0 -0.1 -0.2 0 10 20 30 40 50 60 70
MAX1492/94 toc06
700 600 SUPPLY CURRENT (A) 500 400 300 200 100 0 2.75 3.25 3.75 4.25 4.75 DIGITAL SUPPLY ANALOG SUPPLY
0.19 0.14 OFFSET ERROR (LSB) 0.09 0.04 -0.01 -0.06 -0.11 -0.16
0.6
5.25
2.75
3.25
3.75
4.25
4.75
5.25
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
TEMPERATURE (C)
MAX1494 GAIN ERROR vs. SUPPLY VOLTAGE
MAX1492/94 toc07
MAX1494 GAIN ERROR vs. TEMPERATURE
MAX1492/94 toc08
INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE
2.053 REFERENCE VOLTAGE (V) 2.052 2.051 2.050 2.049 2.048 2.047 2.046 2.045 2.044
MAX1492/94 toc09
0.08 0.06 GAIN ERROR (% FULL SCALE) 0.04 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.10 2.75 3.25 3.75 4.25 4.75
0 -0.01 GAIN ERROR (% FULL SCALE) -0.02 -0.03 -0.04 -0.05 -0.06 -0.07 -0.08 -0.09
2.054
5.25
-0.10 0 10 20 30 40 50 60 70 TEMPERATURE (C)
0
10
20
30
40
50
60
70
SUPPLY VOLTAGE (V)
TEMPERATURE (C)
6
_______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
Typical Operating Characteristics (continued)
(AVDD = DVDD = 5V, GND = 0, external reference mode, REF+ = 2.048V, REF- = GND, RANGE bit = 1, internal clock mode, TA = +25C, unless otherwise noted.)
INTERNAL REFERENCE VOLTAGE vs. ANALOG SUPPLY VOLTAGE
MAX1492/94 toc10
MAX1492/MAX1494
SUPPLY CURRENT vs. TEMPERATURE
MAX1492/94 toc11
SHUTDOWN SUPPLY CURRENT vs. TEMPERATURE
MAX1492/94 toc12
2.050 2.049 REFERENCE VOLTAGE (V) 2.048 2.047 2.046 2.045 2.044 2.75 3.25 3.75 4.25 4.75
700 600 SUPPLY CURRENT (A) ANALOG SUPPLY 500 400 300 200 100 0 DIGITAL SUPPLY
300 250 SUPPLY CURRENT (A) 200 150 100 50 DIGITAL SUPPLY 0 ANALOG SUPPLY
5.25
0
10
20
30
40
50
60
70
0
10
20
30
40
50
60
70
SUPPLY VOLTAGE (V)
TEMPERATURE (C)
TEMPERATURE (C)
SHUTDOWN SUPPLY CURRENT vs. SUPPLY VOLTAGE
MAX1492/94 toc13
CHARGE-PUMP OUTPUT VOLTAGE vs. ANALOG SUPPLY VOLTAGE
MAX1492/94 toc14
VNEG STARTUP SCOPE SHOT
MAX1492/94 toc15
300 250 SUPPLY CURRENT (A) 200 150 100 50 DIGITAL SUPPLY 0 2.75 3.25 3.75 4.25 4.75 ANALOG SUPPLY
-2.40
-2.42 VNEG VOLTAGE (V)
VDD 2V/div
-2.44 1V/div VNEG
-2.46
-2.48
5.25
-2.50 2.75 3.25 3.75 4.25 4.75 5.25 20ms/div SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
OFFSET ERROR vs. COMMON-MODE VOLTAGE
MAX1492/94 toc16
DATA OUTPUT RATE vs. TEMPERATURE
MAX1492/94 toc17
DATA OUTPUT RATE vs. SUPPLY VOLTAGE
5.015 DATA OUTPUT RATE (Hz) 5.010 5.005 5.000 4.995 4.990 4.985 4.980
MAX1492/94 toc18
0.20 0.15 OFFSET ERROR (LSB) 0.10 0.05 0 -0.05 -0.10 -0.15 -0.20 -2.0 -1.5 -1.0 -0.5 0 0.5 1.0 1.5
5.10 5.08 DATA OUTPUT RATE (Hz) 5.06 5.04 5.02 5.00 4.98 4.96 4.94 4.92 4.90
5.020
2.0
-40
-15
10
35
60
85
2.70
3.21
3.72
4.23
4.74
5.25
COMMON-MODE VOLTAGE (V)
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
_______________________________________________________________________________________
7
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Pin Description
PIN MAX1492 MAX1494 NAME FUNCTION External Clock Input. When the EXTCLK bit in the control register is set, CLK is the master clock input for the modulator and the filter (frequency = 4.9152MHz). When the EXTCLK bit in the control register is reset, the internal clock is used. Connect CLK to GND or DVDD when the internal oscillator is used. Digital Power Input. Connect DVDD to a 2.7V to 5.25V power supply. Bypass DVDD to GND with 0.1F and 4.7F capacitors. Ground Analog Power Input. Connect AVDD to a 2.7V to 5.25V power supply. Bypass AVDD to GND with 0.1F and 4.7F capacitors. Positive Analog Input. Positive side of fully differential analog input. Bypass AIN+ to GND with a 0.1F or greater capacitor. Negative Analog Input. Negative side of fully differential analog input. Bypass AIN- to GND with a 0.1F or greater capacitor. Negative Reference Input. During internal reference operation, connect REF- to GND. For external reference operation, bypass REF- to GND with a 0.1F capacitor and set VREF- from -2.2V to +2.2V, provided VREF+ > VREF-. Positive Reference Input. During internal reference operation, connect a 4.7F capacitor from REF+ to GND. For external reference operation, bypass REF+ to GND with a 0.1F capacitor and set VREF+ from -2.2V to +2.2V, provided VREF+ > VREF-. Low-Battery Input. When VLOWBATT < 2.048V (typ), the LOWBATT symbol on LCD turns on and the LOWBATT bit latches high in the status register. Active-Low, End-of-Conversion Logic Output. A logic-low at EOC indicates that a new ADC result is available in the ADC result register. Active-Low Chip-Select Input. Forcing CS low activates the serial interface. Serial Data Input. Data present at DIN is shifted into the internal registers in response to a rising edge at SCLK when CS is low. Serial Clock Input. Apply an external clock to SCLK to facilitate communication through the serial bus. SCLK can idle high or low. Serial Data Output. DOUT presents serial data in response to register queries. Data shifts out on the falling edge of SCLK. DOUT goes high impedance when CS is high. LCD Segment 1 Driver LCD Segment 2 Driver LCD Segment 3 Driver LCD Segment 4 Driver LCD Segment 5 Driver LCD Segment 6 Driver LCD Segment 7 Driver LCD Segment 8 Driver LCD Segment 9 Driver
1
30
CLK
2 3 4 5 6
31 32 1 2 3
DVDD GND AVDD AIN+ AIN-
7
4
REF-
8
5
REF+
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
LOWBATT EOC CS DIN SCLK DOUT SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9
8
_______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
Pin Description (continued)
PIN MAX1492 24 25 26 27 28 -- -- -- -- MAX1494 21 25 26 27 29 22 23 24 28 NAME SEG10 BP3 BP2 BP1 VNEG SEG11 SEG12 SEG13 VDISP LCD Segment 10 Driver LCD Backplane 3 Driver LCD Backplane 2 Driver LCD Backplane 1 Driver -2.42V Charge-Pump Output. Bypass VNEG to GND with a 0.1F capacitor. LCD Segment 11 Driver LCD Segment 12 Driver LCD Segment 13 Driver Temperature-Compensation Voltage Input for LCD. If not using temperature compensation, connect VDISP to GND. See the VDISP LCD Compensation section. FUNCTION
MAX1492/MAX1494
AVDD
DVDD
SCLK
DIN
DOUT
CS
MAX1494 +2.5V SERIAL I/O AND CONTROL EOC SEG1 AIN+ ADC AININPUT BUFFERS REF+ REFOSCILLATOR/ CLOCK -2.5V 2.048V BANDGAP REFERENCE +2.5V CHARGE PUMP -2.5V VDISP CLK TO CONTROL BINARY-TO-BCD CONVERTERS AND LCD DRIVERS SEG13 BP1 BP2 BP3
A = 1.22
GND
VNEG
LOWBATT
Figure 1. MAX1494 Functional Diagram _______________________________________________________________________________________ 9
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Detailed Description
The MAX1492/MAX1494 low-power, highly integrated ADCs with LCD drivers convert a 2V differential input voltage (one count is equal to 100V for the MAX1494 and 1mV for the MAX1492) with a sigma-delta ADC and output the result to an LCD or C. An additional 200mV input range (one count is equal to 10V for the MAX1494 and 100V for the MAX1492) is available to measure small signals with increased resolution. The devices operate from a single 2.7V to 5.25V power supply and offer 3.5-digit (MAX1492) or 4.5-digit (MAX1494) conversion results. An internal 2.048V reference, an internal charge pump, and a high-accuracy on-chip oscillator eliminate external components. The MAX1492 and MAX1494 interface with a C using an SPI/QSPI/MICROWIRE-compatible serial interface. Data can either be sent directly to the display or to the C first for processing before being displayed. The devices also feature on-chip buffers for the differential input signal and external reference inputs, allowing direct interface with high-impedance signal sources. In addition, they use continuous internal-offset calibration and offer >100dB of 50Hz and 60Hz line noise rejection. Other features include data hold and peak hold, overrange and underrange detection, and a low-battery monitor.
0 -40
GAIN (dB)
-80
-120
-160
-200 0 10 20 30 40 50 60 FREQUENCY (Hz)
Figure 2. Frequency Response of the SINC4 Filter (Notch at 60Hz)
data stream is then presented to the digital filter to remove the frequency-shaped quantization noise.
Digital Filtering
The MAX1492/MAX1494 contain an on-chip digital lowpass filter that processes the data stream from the modulator using a SINC 4 ((sinx/x) 4 ) response. The SINC4 filter has a settling time of four output data periods (4 x 200ms). The MAX1492/MAX1494 have 25% overrange capability built into the modulator and digital filter. The digital filter is optimized for fCLK equal to 4.9152MHz. Lower clock frequencies can be used; however, 50Hz/60Hz noise rejection decreases. The frequency response of the SINC4 filter is measured as follows: 1 (1- z -N ) 4 H(z) = N (1- z -1) f 4 sin N 1 fm H(f) = N f sin fm where N is the oversampling ratio, and fm = N data rate = 5Hz.
Analog Input Protection
Internal protection diodes limit the analog input range from VNEG to (AVDD + 0.3V). If the analog input exceeds this range, limit the input current to 10mA.
Internal Analog Input/Reference Buffers
The MAX1492/MAX1494 analog input/reference buffers allow the use of high-impedance signal sources. The input buffer's common-mode input range allows the analog inputs and the reference to range from -2.2V to +2.2V.
Modulator
The MAX1492/MAX1494 perform analog-to-digital conversions using a single-bit, 3rd-order, sigma-delta modulator. The sigma-delta modulator converts the input signal into a digital pulse train whose average duty cycle represents the digitized signal information. The modulator quantizes the input signal at a much higher sample rate than the bandwidth of the input. The MAX1492/MAX1494 modulator provides 3rd-order frequency shaping of the quantization noise resulting from the single-bit quantizer. The modulator is fully differential for maximum signal-to-noise ratio and minimum susceptibility to power-supply noise. A single-bit
output
Filter Characteristics Figure 2 shows the filter frequency response. The SINC4 characteristic -3dB cutoff frequency is 0.228 times the first-notch frequency (5Hz).
10
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
The output data rate for the digital filter corresponds with the positioning of the first notch of the filter's frequency response. The notches of the SINC4 filter are repeated at multiples of the first-notch frequency. The SINC 4 filter provides an attenuation of better than 100dB at these notches. For example, 50Hz is equal to ten times the first-notch frequency and 60Hz is equal to 12 times the first-notch frequency. For large step changes at the input, allow a settling time of 800ms before valid data is read.
MAX1492/MAX1494
X
Y
Z
a f g e d DP ANNUNCIATOR BP3 DP c BP2 e d b BP1 f g
a b
Clock Modes
Configure the MAX1492/MAX1494 to use either the internal oscillator or an externally applied clock to drive the modulator and filter. Set the EXTCLK bit in the control register to 0 to put the device in internal clock mode. Set the EXTCLK bit high to put the device in external clock mode. Connect CLK to GND or DVDD when using the internal oscillator. The MAX1492/MAX1494 ideally operate with a 4.9152MHz clock to achieve maximum rejection of 50Hz/60Hz common-mode, power-supply, and normal-mode noise. Internal Clock Mode The MAX1492/MAX1494 contain an internal oscillator. The power-up condition for the MAX1492/MAX1494 is internal clock operation with the EXTCLK bit in the control register equal to 0. Using the internal oscillator saves board space by removing the need for an external clock source. External Clock Mode For external clock operation, set the EXTCLK bit in the control register high and drive CLK with a 4.9152MHz clock source. Using an external clock allows for custom conversion rates. A 2.4576MHz clock signal reduces the conversion rate and the LCD update rate by a factor of two. The MAX1492/MAX1494 operate with an external clock source of up to 5.05MHz.
c
ANNUNCIATOR
Figure 3. Connection Diagrams for Typical 7-Segment Displays
Table 1. List of Custom LCD Manufacturers
MANUFACTURER DCI, Inc. LXD, Inc. Varitronix International Limited WEBSITE www.dciincorporated.com www.lxdinc.com www.varitronix.com
The following site has more links to custom LCD manufacturers: www.earthlcd.com/mfr.htm
automatically display the results of the ADC, if desired. The MAX1492/MAX1494 also allow independent control of the LCD driver through the serial interface, allowing for data processing of the ADC result before showing the result on the LCD. Additionally, each LCD segment can be individually controlled (see the LCD SegmentDisplay Register sections). Triplexing An internal resistor string comprised of three equalvalue resistors (52k, 1% matching) is used to generate the display drive voltages. On the MAX1492, one end of the string is connected to DVDD and the other end is connected to GND. On the MAX1494, the other end of the resistor string is connected to VDISP. Note that VLCD should be three times the threshold voltage for the liquid crystal material used (Figure 9). The connection diagrams for a typical 7-segment display-font decimal point and annunciators are illustrated in Figures 3 and 8. The MAX1494/MAX1492 numeric display drivers (4.5 digits, 3.5 digits) use this configuration to drive a triplexed LCD with three backplanes and 13 segment-driver lines (10 for 3.5 digits). Figures 4
11
Charge Pump
The MAX1492/MAX1494 contain an internal charge pump to provide the negative supply voltage for the internal analog input/reference buffers. The bipolar input range of the analog input/reference buffers allows this device to accept negative inputs with high source impedances. Connect a 0.1F capacitor from VNEG to GND.
LCD Driver
The MAX1492/MAX1494 contain the necessary backplane and segment-driver outputs to drive 3.5-digit (MAX1492) and 4.5-digit (MAX1494) LCDs. The LCD update rate is 2.5Hz. Figures 4-7 show the connection schemes for a standard LCD. The MAX1492/MAX1494
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
HOLD PEAK LOW BATT
BP1
BP2
BP3
Figure 4. Backplane Connection for the MAX1494 (4.5 Digits)
SEG13: PEAK, HOLD, N.C.
HOLD
PEAK
LOW BATT
SEG2: A1, G1, D1
ANNUNCIATOR
SEG12: F4, E4, DP4 SEG11: A4, G4, D4 SEG10: B4, C4, BC5 SEG9: F3, E3, DP3 SEG8: A3, G3, D3
SEG1: B1, C1, N.C. SEG3: F1, E1, DP1 SEG4: B2, C2, LOWBATT SEG5: A2, G2, D2 SEG6: F2, E2, DP2 SEG7: B3, C3, MINUS
Figure 5. Segment Connection for the MAX1494 (4.5 Digits)
and 5 show the assignment of the 4.5-digit display segments, and Figures 6 and 7 show the assignment of the 3.5-digit display segments. The voltage waveforms of the backplane lines and Y segment line (Figure 3) have been chosen as an example. This line intersects with BP1 to form the a segment, with BP2 to form the g segment, and with BP3 to form the d segment. Eight different ON/OFF combinations of
12
the a, g, and d segments and their corresponding waveforms of the Y segment line are illustrated in Figures 9 and 10. The schematic diagram in Figure 8 shows each intersection as a capacitance from segment line to common line. Figure 11 illustrates the voltage across the g segment. The RMS voltage across the segment determines the degree of polarization for the liquid crystal material and
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
HOLD PEAK LOW BATT
BP1
BP2
BP3
Figure 6. Backplane Connection for the MAX1492 (3.5 Digits)
SEG10: PEAK, HOLD, BC4
HOLD
PEAK
LOW BATT
SEG2: A1, G1, D1
ANNUNCIATOR
SEG1: B1, C1, N.C. SEG3: F1, E1, DP1 SEG4: A2, G2, LOWBATT SEG9: F3, E3, DP3 SEG8: A3, G3, D3 SEG5: A2, G2, D2 SEG6: F2, E2, DP2 SEG7: B3, C3, MINUS
Figure 7. Segment Connection for the MAX1492 (3.5 Digits)
thus the contrast of the segment. The RMS OFF voltage is always VLCD / 3, whereas the RMS ON voltage is always 1.92VLCD / 3. This is illustrated in Figure 11. The ratio of RMS ON to RMS OFF voltage is fixed at 1.92 for a triplexed LCD. Figure 12 illustrates contrast vs. applied RMS voltage with a VLCD of 3.1V. The RMS ON voltage is 2.1V, and the RMS OFF voltage is 1.1V. The OFF segment has a
contrast of less than 5%, while the ON segments have greater than 85% contrast. If ghosting is present on the LCD, the RMS OFF voltage is too high. Choose an LCD with a higher RMS OFF voltage. Alternatively, lower the supply or apply a voltage on VDISP to lower the RMS OFF voltage. Figures 9 and 10 show the voltage on the LCD's BP_ inputs and the segment inputs during normal operation.
13
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Table 2. Decimal-Point Control Table (MAX1494)
DP_EN 0 0 0 0 1 1 1 1 DPSET1 0 0 1 1 0 0 1 1 DPSET2 0 1 0 1 0 1 0 1 DISPLAY OUTPUT 18888 18888 18888 18888 1 8 8 8.8 1 8 8.8 8 1 8.8 8 8 1.8 8 8 8 ZERO INPUT READING 0 0 0 0 0.0 0.00 0.000 0.0000
Table 3. Decimal-Point Control Table (MAX1492)
DP_EN X X X X DPSET1 0 0 1 1 DPSET2 0 1 0 1 DISPLAY OUTPUT 1 8 8.8 1 8.8 8 1.8 8 8 1888 ZERO INPUT READING 0.0 0.00 0.000 000
X = Don't care.
Table 4. LCD During Overrange and Underrange Conditions
CONDITION OVERRANGE UNDERRANGE MAX1492 1- - - -1- - - MAX1494 1- - - - -1- - - -
The MAX1492/MAX1494 overrange and underrange display is shown in Table 4.
Reference
The MAX1492/MAX1494 reference sets the full-scale range of the ADC transfer function. With a nominal 2.048V reference, the ADC full-scale range is 2V with the RANGE bit equal to 0. With the RANGE bit set to 1, the full-scale range is 200mV. A decreased reference voltage decreases full-scale range (see the Transfer Functions section). The MAX1492/MAX1494 accept either an external reference or an internal reference. The INTREF bit selects the reference mode (see the Control Register (Read/Write) section). For internal-reference operation, set INTREF to 1, connect REF- to GND and bypass REF+ to GND with a 4.7F capacitor. The internal reference provides a nominal 2.048V source between REF+ and GND. The internal-reference temperature coefficient is typically 40ppm/C. The default power-on state sets the MAX1492/ MAX1494 to use the external reference with INTREF cleared to 0. The external reference inputs, REF+ and REF-, are fully differential. For a valid external-reference input, VREF+ must be greater than VREF-. Bypass REF+ and REF- with a 0.1F or greater capacitor to GND in external-reference mode.
X f
Y a
Z b
BP1
BP2
e
g
c
BP3
DP
d
DP
Figure 8. Schematic of Display Digit
The MAX1492/MAX1494 allow for full decimal-point control and feature leading zero suppression. Use the DP_EN, DPSET1, and DPSET2 bits in the control register to set the value of the decimal point. Tables 2 and 3 show the truth tables of the DP_EN, DPSET1, and DPSET2. The truth tables determine decimal-point usage.
14
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
1 2 3 1' 2' 3' V+ BP1 VH VLCD VL V-
V+ VH BP2 VL V-
V+ VH BP3 VL V-
V+ ALL OFF VH VL V-
V+ a ON g, d OFF VH VL V-
V+ g ON a, d OFF VH VL V-
V+ d ON a, g OFF VH VL V-
FREQUENCY = 107Hz
1, 2, 3 - - BP HIGH WITH RESPECT TO SEGMENT (BP+ TIME) 1', 2', 3' - - BP LOW WITH RESPECT TO SEGMENT (BP- TIME) BP1 ACTIVE DURING 1 AND 1' BP2 ACTIVE DURING 2 AND 2' BP3 ACTIVE DURING 3 AND 3'
V+ = DVDD, VH = 2/3 DVDD VL = 1/3 VLCD, V- = GND OR VDISP VLCD = DVDD - VDISP (MAX1494) VLCD = DVDD - GND (MAX1492)
Figure 9. LCD Voltage Waveform--Combinations 1-4 (BP_, SEG2/5/8)
Figure 21 shows the MAX1492/MAX1494 operating with an external single-ended reference. In this mode, REFis connected to GND and REF+ is driven with an external 2.048V reference. Bypass REF+ to GND with a 0.47F capacitor.
Figure 20 shows the MAX1492/MAX1494 operating with an external differential reference. In this mode, REFis connected to the top of the strain gauge and REF+ is connected to the midpoint of the resistor-divider of the supply.
15
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
1 2 3 1' 2' 3' V+ BP1 VH VLCD VL V-
V+ VH BP2 VL V-
V+ VH BP3 VL V-
V+ ALL OFF VH VL V-
V+ a, d ON g OFF VH VL V-
V+ a, g ON d OFF VH VL V-
V+ g, d ON a OFF VH VL V-
FREQUENCY = 107Hz
1, 2, 3 - - BP HIGH WITH RESPECT TO SEGMENT (BP+ TIME) 1', 2', 3' - - BP LOW WITH RESPECT TO SEGMENT (BP- TIME) BP1 ACTIVE DURING 1 AND 1' BP2 ACTIVE DURING 2 AND 2' BP3 ACTIVE DURING 3 AND 3'
V+ = DVDD, VH = 2/3 DVDD VL = 1/3 VLCD, V- = GND OR VDISP VLCD = DVDD - VDISP (MAX1494) VLCD = DVDD - GND (MAX1492)
Figure 10. LCD Voltage Waveform--Combinations 5-8 (BP_, SEG2/5/8) 16 ______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
1 2 3 1' 2' 3' VLCD
ALL OFF
0
VRMS = VLCD / 3 OFF
-VP VP
a ON g, d OFF
0
VRMS = VLCD / 3 OFF
-VP VP
a, g ON d OFF
0
VRMS = 1.92VLCD / 3 ON
-VP VP
ALL ON
0
VRMS = 1.92VLCD / 3 ON
-VP
VG = VY - VBP2 (DIFFERENCE BETWEEN SEGMENT LINE Y AND BP2 VOLTAGE) VOLTAGE CONTRAST RATIO = VRMS ON / VRMSOFF = 1.922V 1, 2, 3 - - BP HIGH WITH RESPECT TO SEGMENT (BP+ TIME) 1', 2', 3' - - BP LOW WITH RESPECT TO SEGMENT (BP- TIME) BP1 ACTIVE DURING 1 AND 1' BP2 ACTIVE DURING 2 AND 2' BP3 ACTIVE DURING 3 AND 3'
Figure 11. Voltage Waveforms on the g Segment ______________________________________________________________________________________ 17
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
100 90 O = -10C 80 70 CONTRAST (%) 60 50 40 30 20 10 TA = +25C 0 0 1 2 3 4 5 APPLIED VOLTAGE (VRMS) VOFF = 1.1VRMS VON = 2.1VRMS O = -30C O = 0C O = +10C
O+
O-
Figure 12. Contrast vs. Applied RMS Voltage 18 ______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
CS tCSS
tCL
tCSH SCLK
tCH
tCSH
tDS tDH DIN tDV DOUT tDO tTR
Figure 13. Detailed Timing Diagram
CS
SCLK
DIN
1
0
RS4 RS3 RS2 RS1 RS0 CONTROL BYTE
x
D15 D14 D13 D12 D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DATA BYTE
DOUT
Figure 14. Serial-Interface 16-Bit Write Timing Diagram
CS
SCLK
DIN
1
0
RS4 RS3 RS2 RS1 RS0 CONTROL BYTE
x
D7
D6
D5
D4
D3
D2
D1
D0
DATA BYTE
DOUT
Figure 15. Serial-Interface 8-Bit Write Timing Diagram ______________________________________________________________________________________ 19
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
CS
SCLK
DIN
1
1
RS4 RS3 RS2 RS1 RS0 CONTROL BYTE
x DATA BYTE D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
DOUT
Figure 16. Serial-Interface 16-Bit Read Timing Diagram
CS
SCLK
DIN
1
1
A4
A3
A2
A1
A0
x DATA BYTE D7 D6 D5 D4 D3 D2 D1 D0
CONTROL BYTE DOUT
Figure 17. Serial-Interface 8-Bit Read Timing Diagram
DVDD 6k DOUT 6k GND A) VOH TO HIGH-Z CLOAD 50pF DOUT CLOAD 50pF GND
GND DOUT 6k CLOAD 50pF DOUT
DVDD 6k CLOAD 50pF GND B) HIGH-Z TO VOL AND VOH TO VOL
B) VOL TO HIGH-Z
B) HIGH-Z TO VOH AND VOL TO VOH
Figure 18. Load Circuits for Disable Time 20
Figure 19. Load Circuits for Enable Time
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
Applications Information
Serial Interface
The SPI/QSPI/MICROWIRE serial interface consists of a chip select (CS), a serial clock (SCLK), a data in (DIN), a data out (DOUT), and an asynchronous EOC output. EOC provides an asynchronous end-of-conversion signal with a period of 200ms (fCLK = 4.9152MHz or internal clock mode). The MAX1492 updates the data register when EOC goes high. Data is valid in the ADC result registers when EOC returns low. The serial interface provides access to 12 on-chip registers, allowing control to all the power modes and functional blocks. Table 5 lists the address and read/write accessibility of all the registers. A logic-high on CS tri-states DOUT and causes the MAX1492/MAX1494 to ignore any signals on SCLK and DIN. To clock data into or out of the internal shift register, drive CS low. SCLK synchronizes the data transfer. The rising edge of SCLK clocks DIN into the shift register, and the falling edge of SCLK clocks DOUT out of the shift register. DIN and DOUT are transferred MSBfirst (data is left justified). Figures 13-17 show the detailed serial-interface timing diagrams for the 8- and 16-bit read/write operations. All communication with the MAX1492/MAX1494 begins with a command byte on DIN, where the first logic 1 on DIN is recognized as the START bit (MSB) for the command byte. The following seven clock cycles load the command into a shift register. These 7 bits specify which of the registers are accessed next, and whether a read or write operation takes place. Transitions on the serial clock after the command byte transfer cause a write or read from the device until the correct number of bits have been transferred (8 or 16). Once this has occurred, the MAX1492/MAX1494 wait for the next command byte. CS must not go high between data transfers. If CS is toggled before the end of a write or read operation, the device mode may be unknown. Clock in 32 zeros to clear the device state and reset the interface so it is ready to receive a new command byte.
MAX1492/MAX1494
On-Chip Registers
The MAX1492/MAX1494 contain 12 on-chip registers. These registers configure the various functions of the device and allow independent reading of the ADC results and writing to the LCD. Table 5 lists the address and size of each register. The first of these registers is the status register. The 8-bit status register contains the status flags for the ADC. The second register is the 16-bit control register. This register sets the LCD controls, range modes, power-down modes, offset calibration, and the reset-register function (CLR). The third register is the 16-bit overrange register, which sets the overrange limit of the analog input. The fourth register is the 16-bit underrange register, which sets the underrange limit of the analog input. Registers 5 through 7 contain the display data for the individual segments of the LCD. The eighth register contains the custom offset value. The ninth register contains the 16 MSBs of the ADC conversion result. The tenth register contains the LCD data. The eleventh register contains the peak analog input value. The last register contains the lower 4 LSBs of the 20-bit ADC conversion result.
Table 5. Register Address Table
REGISTER NUMBER 1 2 3 4 5 6 7 8 9 10 11 12 -- ADDRESS RS [4:0] 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 10100 All Other Addresses Status Register Control Register Overrange Register Underrange Register LCD Segment-Display Register 1 LCD Segment-Display Register 2 LCD Segment-Display Register 3 ADC Custom-Offset Register ADC Result-Register 1 (16 MSBs) LCD Data Register Peak Register ADC Result-Register 2 (4 LSBs) Reserved NAME WIDTH 8 16 16 16 16 16 8 16 16 16 16 8 -- ACCESS Read only R/W R/W R/W R/W R/W R/W R/W Read only R/W Read only Read only --
______________________________________________________________________________________
21
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Command Byte (Write Only):
MSB Bit 7 START (1) Bit 6 R/W Bit 5 RS4 Bit 4 RS3 Bit 3 RS2 Bit 2 RS1 Bit 1 RS0 X LSB Bit 0
START:
Start Bit. The first 1 clocked into the MAX1492/MAX1494 is the first bit of the command byte. Read/Write. Set this bit to 1 to read from the specified register. Set this bit to 0 to write to the selected register. Note that
(R/W):
certain registers are read-only. Write commands to a read-only register are ignored. (RS4-RS0): Register Address Bits. RS4 to RS0 specify which register is accessed. X: Don't care.
Status Register (Read Only):
MSB SIGN OVER UNDER LOW_BATT DRDY 0 0 0 LSB
Default values: 00h This register contains the status of the conversion results. SIGN: Latched Negative-Polarity Indicator. Latches high when the result is negative. Clears by reading the status register, unless the condition remains true. Overrange Bit. Latches high if an overrange condition occurs (the ADC result is larger than the value in the overrange register). Clears by reading the status register, unless the condition remains true.
UNDER:
Underrange Bit. Latches high if an underrange condition occurs (the ADC result is less than the value in the underrange register). Clears by reading the status register, unless the condition remains true.
OVER:
LOW_BATT: Low-Battery Bit. Latches high if the voltage at the LOWBATT is lower than 2.048V (typ). Clears by reading the status register, unless the condition remains true. DRDY: Data-Ready Bit. Latches high to indicate a completed conversion result with valid data. Read the ADC Result-Register 1 to clear this bit.
Control Register (Read/Write):
MSB Bit 15 SPI/ADC Bit 7 HOLD Bit 14 EXTCLK Bit 6 PEAK Bit 13 INTREF Bit 5 RANGE Bit 12 DP_EN Bit 4 CLR Bit 11 DPSET2 Bit 3 SEG_SEL Bit 10 DPSET1 Bit 2 OFFSET_CAL1 Bit 9 PD_DIG Bit 1 OFFSET_CAL2 Bit 8 PD_ANA LSB Bit 0 0
Default values: 0000h This register is the primary control register for the MAX1492/MAX1494. It is a 16-bit read/write register. It is used to indicate the desired clock and reference
source. It sets the LCD controls, range modes, powerdown modes, offset calibration, and the reset register function (CLR).
22
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
SPI/ADC: (Default = 0) Display Select Bit. The SPI/ADC bit controls selection of the data fed into the LCD data register. A 1 in this location selects SPI/QSPI/ MICROWIRE data (the user writes this data to the LCD data register). A 0 in this location selects the ADC result register data, unless hold or peak functions are active (see Table 6). (Default = 0) External Clock Select Bit. The EXTCLK bit controls selection of the internal clock or an external clock source. A 1 in this location selects the signal at the CLK input as the clock source. A 0 in this location selects the internal clock oscillator. Toggle the PD_DIG and PD_ANA after changing the EXTCLK bit. (Default = 0) Reference Select Bit. For internal reference operation, set INTREF to 1. For external reference operation, set INTREF to 0. (Default = 0) Decimal-Point Enable Bit. See Tables 2 and 3. (Default = 00) Decimal-Point Selection Bits. See Tables 2 and 3. (Default = 0) Hold Bit. When set to 1, the LCD register does not update from the ADC conversion results and holds the last result on the LCD. The MAX1492/MAX1494 continue to perform conversions during HOLD (see Table 6). (Default = 0) Peak Bit. When set to 1 (and the HOLD bit is set to 0), the LCD shows the result stored in the peak register (see Table 6). (Default = 0) Power-Down Analog Select Bit. When set to 1, the analog circuits (analog modulator and ADC input buffers) go into the power-down mode. When set to 0, the device is in full power-up mode. (Default = 0) Power-Down Digital Select Bit. When set to 1, the digital circuits (digital filter and LCD drivers) go into power-down mode. This also resets the values of the internal SRAM (in the digital filter) to zeros. When set to 0, the device returns to full power-up mode. RANGE: (Default = 0) Input-Range Select Bit. When set to 0, the input voltage range is 2V. When set to 1, the input voltage range is 200mV. Toggle the PD_DIG and PD_ANA after changing the RANGE bit. (Default = 0) Clear-All-Registers Bit. When set to 1, all the registers reset to their power-on reset states when CS makes a low-to-high transition. (Default = 0) LCD Segment-Selection Bit. When set to 1, the LCD segment drivers use the LCD segment registers to display individual segments that can form letters or numbers or other information on the display. The LCD data register is NOT displayed. Send the data first to the LCD segment-display registers and then set this bit high (see Table 6).
MAX1492/MAX1494
CLR:
EXTCLK:
SEG_SEL:
INTREF:
DP_EN: DPSET[2:1]: HOLD:
PEAK:
OFFSET_CAL1: (Default = 0) Automatic-Offset Enable Bit. When set to 1, the MAX1492/ MAX1494 disable automatic offset calibration. When this bit is set to 0, automatic offset calibration is enabled. OFFSET_CAL2: (Default = 0) Enhanced OffsetCalibration Start Bit (MAX1494 Only and RANGE = 1). To achieve the lowest possible offset in the 200mV input range, perform an enhanced offset calibration by setting this bit to 1. The calibration takes about 9 cycles (1800ms). After the calibration completes, set this bit to 0 to resume ADC conversions. Note: When changing any one of the following control bits: OFFSET_CAL1, RANGE, PD_ANA, PD_DIG, INTREF, and EXTCLK, wait 800ms before reading the ADC results.
PD_ANA:
PD_DIG:
______________________________________________________________________________________
23
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Table 6. LCD Priority Table
SEG_SEL 1 0 0 0 0 SPI/ADC X 1 0 0 0 HOLD X X 1 0 0 PEAK X X X 1 0 DISPLAYS VALUES FROM LCD Segment Registers LCD Display Register (User Written) LCD Display Register Peak Register ADC Result Register
X = Don't care.
Overrange Register (Read/Write):
MSB D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 LSB D0
Default values: 7CF0h (for MAX1492, +1999) 4E1Fh (for MAX1494, +19,999) The overrange register is a 16-bit read/write register (D15 is the MSB). When the conversion result exceeds the value in the overrange register, the OVER bit in the status register latches to 1. The LCD shows a 1 folUnderrange Register (Read/Write):
MSB D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 LSB D0
lowed by 4 dashes for the MAX1494 or a 1 followed by 3 dashes for the MAX1492 (see Table 4). The data is represented in two's complement format.
Default values: 8300h (for MAX1492, -2000) B1E0h (for MAX1494, -20,000) The underrange data register is 16-bit read/write register (D15 is the MSB). When the conversion result falls below the value in the underrange register, the UNDR bit in the status register sets to 1. The LCD shows a -1 LCD Segment-Display Register 1 (Read/Write):
MSB A2 G2 D2 F2 E2 DP2 ANN B1 C1 A1 G1 D1 F1 E1 DP1 LSB 0
followed by 4 dashes for the MAX1494 or a -1 followed by 3 dashes for the MAX1492 (see Table 4). The data is represented in two's complement format.
Default values: 0000h The LCD segment-display register 1 is a 16-bit read/write register. When the SEG-SEL bit (in the control register) is set to 1, the MAX1492/MAX1494 provide direct access to individual LCD segments. The bits in
the LCD segment-display register determine if a segment is on or off. Write a 0 to this register to turn on a segment and a 1 to turn off a segment.
24
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
DP1: E1: F1: D1: G1: A1: C1: B1: Segment DP Driver Bit of Digit 1. The default value turns on the LCD segment. Segment e Driver Bit of Digit 1. The default value turns on the LCD segment. Segment f Driver Bit of Digit 1. The default value turns on the LCD segment. Segment d Driver Bit of Digit 1. The default value turns on the LCD segment. Segment g Driver Bit of Digit 1. The default value turns on the LCD segment. Segment a Driver Bit of Digit 1. The default value turns on the LCD segment. Segment c Driver Bit of Digit 1. The default value turns on the LCD segment. Segment b Driver Bit of Digit 1. The default value turns on the LCD segment. ANN: DP2: E2: F2: D2: G2: A2: Custom Annunciator. The default value turns on the LCD segment. Segment DP Driver Bit of Digit 2. The default value turns on the LCD segment. Segment e Driver Bit of Digit 2. The default value turns on the LCD segment. Segment f Driver Bit of Digit 2. The default value turns on the LCD segment. Segment d Driver Bit of Digit 2. The default value turns on the LCD segment. Segment g Driver Bit of Digit 2. The default value turns on the LCD segment. Segment a Driver Bit of Digit 2. The default value turns on the LCD segment.
MAX1492/MAX1494
LCD Segment-Display Register 2 (Read/Write):
MSB F4 E4 DP4 MINUS B3 C3 A3 G3 D3 F3 E3 DP3 LOW BATT B2 C2 LSB 0
Default values: 0000h The LCD segment-display register 2 is a 16-bit read/write register. When the SEG-SEL bit (in the control register) is set to 1, the MAX1492/MAX1494 provide direct access to individual LCD segments. The bits in C2: B2: Segment c Driver Bit of Digit 2. The default value turns on the LCD segment. Segment b Driver Bit of Digit 2. The default value turns on the LCD segment.
the LCD segment-display register determine if a segment is on or off. Write a 0 to this register to turn on a segment and a 1 to turn off a segment.
A3: C3: B3: MINUS: DP4:
Segment a Driver Bit of Digit 3. The default value turns on the LCD segment. Segment c Driver Bit of Digit 3. The default value turns on the LCD segment. Segment b Driver Bit of Digit 3. The default value turns on the LCD segment. Minus-Sign Driver Bit. The default value turns on the LCD segment. Segment DP Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only). Segment e Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only). Segment f Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only).
LOWBATT: LOWBATT Driver Bit. The default value turns on the LOWBATT annunciator. DP3: E3: F3: D3: G3: Segment DP Driver Bit of Digit 3. The default value turns on the LCD segment. Segment e Driver Bit of Digit 3. The default value turns on the LCD segment. Segment f Driver Bit of Digit 3. The default value turns on the LCD segment. Segment d Driver Bit of Digit 3. The default value turns on the LCD segment. Segment g Driver Bit of Digit 3. The default value turns on the LCD segment.
E4:
F4:
______________________________________________________________________________________
25
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
LCD Segment-Display Register 3 (Read/Write):
MSB PEAK HOLD BC_ B4 C4 A4 G4 D4 LSB
Default values: 00h The LCD segment-display register 3 is an 8-bit read/write register. When the SEG-SEL bit (in the control register) is set to 1, the MAX1492/MAX1494 provide direct access to individual LCD segments. The bits in D4: Segment d Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only). Segment g Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only). Segment a Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only). Segment c Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only).
the LCD segment-display register determine if a segment is on or off. Write a 0 to turn on a segment and a 1 to turn off a segment.
B4:
G4:
BC_:
A4:
Segment b Driver Bit of Digit 4. The default value turns on the LCD segment (MAX1494 only). Segment bc_ Driver Bit. For the MAX1494, this bit enables BC5. For the MAX1492, this bit enables BC4. The default value turns on the LCD segment. HOLD-Sign Driver Bit. The default value turns on the HOLD annunciator. PEAK-Sign Driver Bit. The default value turns on the PEAK annunciator.
HOLD: PEAK:
C4:
ADC Custom Offset-Calibration Register (Read/Write):
MSB D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 LSB D0
Default values: 0000h In addition to automatic offset calibration, the MAX1492/MAX1494 offer a user-defined custom-offset 16-bit read/write register. The final result of the ADC conversion is the input after autocalibration minus the ADC Result-Register 1 (Read Only):
MSB D15 D14 D13 D12 D11 D10 D9 D8
value in the custom offset. The custom offset value is stored in this register. D15 is the MSB. The data is represented in two's complement format.
LSB (MAX1492) D7 D6 D5 D4 D3 D2
LSB (MAX1494) D1 D0
Default values: 0000h The ADC result-register 1 is a 16-bit read-only register. This register stores the 16 MSBs of the ADC result. The data is represented in two's complement format.
For the MAX1494, the data is 16-bit and D15 is the MSB. For the MAX1492, the data is 12-bit, D15 is the MSB, and D4 is the LSB.
26
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
LCD Data Register (Read/Write):
MSB D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 LSB (MAX1492) D4 D3 D2 LSB (MAX1494) D1 D0
MAX1492/MAX1494
Default values: 0000h The LCD data register is a 16-bit read/write register. This register updates from the ADC result register 1, the PEAK register, or from the serial interface by selecting SPI/ADC bit, PEAK bit, and HOLD bit in the control register (see Table 6). The data is represented in two's complement format. PEAK Register (Read Only):
MSB D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 LSB (MAX1492) D4 D3 D2 LSB (MAX1494) D1 D0
For the MAX1494, the data is 16-bit and D15 is the MSB. For the MAX1492, the data is 12-bit, D15 is the MSB, and D4 is the LSB, followed by four trailing sub-bits.
Default values: 0000h The peak data register is a 16-bit read-only register. Set the PEAK bit to 1 to enable the PEAK function. This register stores the peak value of the ADC conversion result. First, the current ADC result is saved to the PEAK register. Then, the new ADC conversion result is compared to this value. If the new value is larger than the value in the peak register, the MAX1492/MAX1494 save the new value to the peak register. If the new value is less than the value in the peak register, the value in the peak register remains unchanged. Set ADC Result-Register 2 (Read Only):
MSB D3 D2 D1 LSB D0
the PEAK bit to 0 to clear the value in the PEAK register. The peak function is only valid for the range of -19,487 to +19,999 for the MAX1494 and -1217 to +1999 for the MAX1492. The data is represented in two's complement format. For the MAX1494, the data is 16-bit and D15 is the MSB. For the MAX1492, the data is 12-bit, D15 is the MSB, and D4 is the LSB followed by four trailing sub-bits.
0
0
0
0
Default values: 00h The ADC result-register 2 is an 8-bit read-only register. This register stores the 4 LSBs of the ADC result. Use
this result with the result in ADC result-register 1 to form a 20-bit two's complement conversion result.
______________________________________________________________________________________
27
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Power-On Reset
At power-up, the serial interface, LCD driver, digital filter, and modulator circuits reset. The registers return to their default values. Allow time for the reference to settle before starting calibration.
Strain Gauge Measurement
Connect the differential inputs of the MAX1492/ MAX1494 to the bridge network of the strain gauge. In Figure 20, the analog supply voltage powers the bridge network and the MAX1492/MAX1494 along with the reference voltage. The MAX1492/MAX1494 handle an analog input-voltage range of 200mV and 2V full scale. The analog/reference inputs of the parts allow the analog input range to have an absolute value of anywhere between -2.2V and +2.2V.
Offset Calibration
The MAX1492/MAX1494 offer on-chip offset calibration. The device offset-calibrates during every conversion when the OFFSET_CAL1 bit is 0. Enhanced offset calibration is only needed in the MAX1494 when RANGE = 1. It is performed on demand by setting the OFFSET_CAL2 bit to 1.
Thermocouple Measurement
Figure 21 shows a connection from a thermocouple to the MAX1492/MAX1494. In this application, the MAX1492/MAX1494 take advantage of the on-chip input buffers that allow large source impedances on the front end. The decoupling capacitors reduce noise pickup from the thermocouple leads. To place the differential voltage from the thermocouple at a suitable commonmode voltage, the AIN- input of the MAX1492/MAX1494 is biased to GND. Use an external temperature sensor, such as the DS75, and a C to perform cold junctiontemperature compensation.
Power-Down Modes
The MAX1492/MAX1494 feature independent powerdown control of the analog and digital circuitry. Writing a 1 to the PD_DIG and PD_ANA bits in the control register powers down the analog and digital circuitry, reducing the supply current to 400A. PD_DIG powers down the digital filter and LCD drivers, while PD_ANA powers down the analog modulator and ADC input buffers.
VDISP LCD Compensation (MAX1494 Only)
Adequate display contrast can be obtained in most applications by connecting VDISP to GND. In applications where a wide temperature range is expected, the voltage levels for some triplexed LCDs may need to vary with temperature to maintain good display contrast and viewing angle. The amount of temperature compensation depends upon the type of liquid crystal used. Display manufacturers usually specify the temperature variation of the LCD thresholds voltage (RMS ON RMSOFF), which is approximately 1/3 of the peak display voltage. The peak display voltage is equal to DVDD - VDISP (MAX1494 only). Therefore, a typical -4mV/C temperature coefficient of an LCD threshold corresponds to a +12mV/C temperature coefficient at VDISP.
4-20mA Transmitter
Low-power, single-supply operations make the MAX1492/MAX1494 ideal for loop-powered 4-20mA transmitters. Loop-powered transmitters draw their power from the 4-20mA loop, limiting the transmitter circuitry to a current budget of 4mA. Tolerances in the loop further limit this current budget to 3.5mA. Since the MAX1492/MAX1494 only consume 950A, a total of 2.55mA remains to power the remaining transmitter circuitry. Figure 22 shows a block diagram for a looppowered 4-20mA transmitter.
4-20mA Measurement
To measure 4-20mA signals, connect a shunt resistor across AIN+ and AIN- to create the 2V or 200mV input voltage (Figure 23).
Peak
The MAX1492/MAX1494 feature peak-detection circuitry. When activated (PEAK bit = 1), the devices display only the highest voltage measured to the LCD.
Transfer Functions
Figures 24-27 show the transfer functions of the MAX1492/MAX1494. The output data is stored in the ADC data register in two's complement. A -1 in the ADC result register displays -0 on the LCD as shown in Figures 24-27. Negative values on the LCD are offset by 1. For example, -100 in the ADC result register appears as -99 on the LCD.
Hold
The MAX1492/MAX1494 feature data-hold circuitry. When activated (HOLD bit = 1), the devices display the current reading on the LCD.
Low Battery
The MAX1492/MAX1494 feature a low-battery detection input. When the voltage at LOWBATT drops below 2.048V (typ), the LOWBATT bit of the status register goes high and the LOWBATT segment of the LCD turns on.
Supplies, Layout, and Bypassing
When using analog and digital supplies from the same source, isolate the digital supply from the analog supply with a low-value resistor (10) or ferrite bead. For
28
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
best performance, ground the MAX1492/MAX1494 to the analog ground plane of the circuit board. Avoid running digital lines under the device because they can couple noise onto the device. Run the analog ground plane under the MAX1492/MAX1494 to minimize coupling of digital noise. Make the power-supply lines to the MAX1492/MAX1494 as wide as possible to provide low-impedance paths and reduce the effects of glitches on the power-supply line. Shield fast-switching signals, such as clocks, with digital ground to avoid radiating noise to other sections of the board. Avoid running clock signals near the analog inputs. Avoid crossover of digital and analog signals. Running traces that are on opposite sides of the board at right angles to each other reduces feedthrough effects. Good decoupling is important when using high-resolution ADCs. Decouple the supplies with 0.1F and 4.7F ceramic capacitors to GND. Place these components as close to the device as possible to achieve the best decoupling. See the MAX1494 evaluation kit manual for the recommended layout. The evaluation kit includes a fully assembled and tested evaluation board.
Rollover Error
Rollover error is defined as the absolute-value difference between a near positive full-scale reading and near negative full-scale reading. Rollover error is tested by applying a near full-scale positive voltage, swapping AIN+ and AIN-, and then adding the results.
MAX1492/MAX1494
Zero Input Reading
Ideally, with AIN+ connected to AIN- the MAX1492/ MAX1494 LCD is 0 or -0. Zero input reading is the measured deviation from the ideal 0 and the actual measured point.
Gain Error
Gain error is the amount of deviation between the measured full-scale transition point and the ideal full-scale transition point.
Common-Mode Rejection
Common-mode rejection (CMR) is the ability of a device to reject a signal that is common to both input terminals. The common-mode signal can be either an AC or a DC signal or a combination of the two. CMR is often expressed in decibels.
Definitions
INL
Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line is either a best-straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. INL for the MAX1492/MAX1494 is measured using the endpoint method.
Normal-Mode 50Hz and 60Hz Rejection (Simultaneously)
Normal-mode rejection is a measure of how much output changes when a 50Hz and 60Hz signal is injected into only one of the differential inputs. The MAX1492/ MAX1494 sigma-delta converter uses its internal digital filter to provide normal-mode rejection to both 50Hz and 60Hz power-line frequencies simultaneously.
Power-Supply Rejection Ratio
Power-supply rejection ratio (PSRR) is the ratio of the input-supply change (in volts) to the change in the converter output (in volts). It is typically measured in decibels.
DNL
Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.
______________________________________________________________________________________
29
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
ANALOG SUPPLY FERRITE BEAD 0.1F 4.7F AVDD REF+ 0.1F RREF REF0.1F ACTIVE GAUGE R AIN+ 0.1F DUMMY GAUGE R GND 0.47F 0.1F AINSCLK DIN DOUT CS EOC +5V 0.1F DVDD THERMOCOUPLE JUNCTION AIN+ TEMP SENSOR 0.1F 4.7F
MAX1492 MAX1494
SPI C
MAX1492 MAX1494
AIN-
+2.048V
MAX6062
REF+ REFGND
Figure 20. Strain-Gauge Application with MAX1492/MAX1494
Figure 21. Thermocouple Application with MAX1492/MAX1494
V+ 1.8.8.8.8
ISOLATION BARRIER
V+
VOLTAGE REGULATOR ROFST RGAIN RX
VIN+
SENSOR
MAX1492 MAX1494
4 SPI
4 SPI
P/C
3 SPI
RY DAC
4-20mA LOOP INTERFACE
CC
GND
GND
RFDBK
RSENSE VIN-
Figure 22. 4-20mA Transmitter
30
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
LCD ADC RESULT
R = 100 for 2V RANGE 10 for 200mV RANGE
1---19,999
>4E1Fh 4E1Fh
AIN+ 4-20mA R 0.1F AIN0.1F
MAX1492 MAX1494
2 1 0 -0 -1 -2
0002h 0001h 0000h FFFFh FFFEh FFFDh B1E0h -19,999 -1----
1.8.8.8.8
Figure 23. 4-20mA Measurement
Figure 24. MAX1494 Transfer Function, 2V Range
LCD 1---19,999
ADC RESULT
LCD 1--1999
ADC RESULT
4E1Fh 4E1Fh
7CFh 7CFh
2 1 0 -0 -1 -2
0002h 00001h 0000h FFFFh FFFEh FFFDh B1E0h 2 1 0 -0 -1 -2
002h 001h 000h FFFh FFEh FFDh 830h <830h -200mV -100V 0 100V ANALOG INPUT VOLTAGE +200mV
-19,999 -1----
-1999 -1---
Figure 25. MAX1494 Transfer Function 200mV Range
Figure 26. MAX1492 Transfer Function 200mV Range
______________________________________________________________________________________
31
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
LCD 1--1999 ADC RESULT
>7CFh 7CFh
2 1 0 -0 -1 -2
002h 001h 000h FFFh FFEh FFDh 830h <830h -2V -1mV 0 1mV ANALOG INPUT VOLTAGE +2V
-1999 -1---
Figure 27. MAX1492 Transfer Function 2V Range
Typical Operating Circuit
HOLD PEAK LOW BATTERY
VIN 0.1F 0.1F
AIN+ AIN-
SEG1-SEG13 (SEG-SEG10)
BACKPLANE CONNECTIONS CLK SCLK
DVDD 4.7F 0.1F AVDD 0.1F LISO 2.7V TO 5.25V 10F RLOW RHI LOWBATT VNEG 0.1F
MAX1494 (MAX1492)
CS DIN DOUT EOC
GND
REF-
REF+
VDISP (MAX1494 ONLY) 4.7F
32
______________________________________________________________________________________
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
Pin Configurations
TOP VIEW
DVDD VDISP VNEG GND CLK BP1 BP2 CLK 1 DVDD 2 GND 3 AVDD 4 AIN+ 5 AIN- 6 REF- 7 REF+ 8 LOWBATT 9 EOC 10 CS 11 DIN 12 SCLK 13 DOUT 14 28 VNEG 27 BP1 26 BP2 25 BP3 24 SEG10 AVDD AIN+ AINREFREF+ 21 SEG7 20 SEG6 19 SEG5 18 SEG4 17 SEG3 16 SEG2 15 SEG1 LOWBATT EOC CS 6 7 8 9 DIN 10 SCLK 11 DOUT 12 SEG1 13 SEG2 14 SEG3 15 SEG4 16 SEG5 19 SEG8 18 SEG7 17 SEG6 1 2 3 4 5 BP3
MAX1492/MAX1494
32
31
30
29
28
27
26
25 24 SEG13 23 SEG12 22 SEG11 21 SEG10
MAX1492
23 SEG9 22 SEG8
MAX1494
20 SEG9
PDIP/SSOP
TQFP
Chip Information
TRANSISTOR COUNT: 79,435 PROCESS: BiCMOS
______________________________________________________________________________________
33
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers MAX1492/MAX1494
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
32L/48L,TQFP.EPS
2
1
INCHES DIM A A1 B C E H D E e H L MIN 0.068 0.002 0.010 MAX 0.078 0.008 0.015
MILLIMETERS MIN 1.73 0.05 0.25 MAX 1.99 0.21 0.38 D D D D D INCHES MIN 0.239 0.239 0.278 0.317 0.397 MAX 0.249 0.249 0.289 0.328 0.407 MILLIMETERS MIN 6.07 6.07 7.07 8.07 10.07 MAX 6.33 6.33 7.33 8.33 10.33 N 14L 16L 20L 24L 28L
0.09 0.20 0.004 0.008 SEE VARIATIONS 0.205 0.301 0.025 0 0.212 0.311 0.037 8 5.20 7.65 0.63 0 5.38 7.90 0.95 8 0.0256 BSC 0.65 BSC
N
A C B e D A1 L
NOTES: 1. D&E DO NOT INCLUDE MOLD FLASH. 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 MM (.006"). 3. CONTROLLING DIMENSION: MILLIMETERS. 4. MEETS JEDEC MO150. 5. LEADS TO BE COPLANAR WITHIN 0.10 MM.
PROPRIETARY INFORMATION TITLE:
PACKAGE OUTLINE, SSOP, 5.3 MM
APPROVAL DOCUMENT CONTROL NO. REV.
21-0056
1 1
C
34
______________________________________________________________________________________
SSOP.EPS
3.5- and 4.5-Digit, Single-Chip ADCs with LCD Drivers
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
MAX1492/MAX1494
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 35 (c) 2003 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.
PDIPN.EPS

▲Up To Search▲

Price & Availability of MAX1492

	To Download MAX1492 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .